Notice: Undefined index: HTTP_ACCEPT_LANGUAGE in C:\inetpub\wwwroot\technology_detail.php on line 331
 Technology Detail


The Office of Technology Licensing was established in 1970 to transfer technologies developed at Stanford. Find out more about OTL's history, mission, staff, and statistics.

Login to TechFinder » 

Interconnect with repeaters capable of becoming data buffers


Stanford Reference:

00-097


Abstract


In order to reduce on-chip interconnect latency caused by large wiring resistance, it is necessary to insert repeaters (either inverters or buffer amplifiers) periodically along an interconnect wire. Even with inserted repeaters, interconnect latency increases with LSI process scaling and degrades the performance of sophisticated LSIs. This patented technology allows for control of repeaters so that data in the data line is automatically compressed/decompressed with the transmission of signals along the control line.

First independent claim:
1. In an integrated circuit, an interconnect circuit for transmitting data signals, said interconnect circuit comprising:

a data line transmitting said data signals in said integrated circuit; and

a congestion line transmitting congestion signals;

wherein said data line comprises a plurality of data driving circuits which selectively interrupt and reestablish transmission of said data signals responsive to said congestion signals and wherein said plurality of data driving circuits store said data signals temporary when said transmission of said data signals is interrupted.


Applications


  • Integrated circuits.
  • Interconnects with switching and routing, as well as off-chip interconnects.

Advantages


  • Provides a long interconnect having a data circuit and a congestion circuit.
  • Data transmission is not only fast but also very reliable.
  • Multiple data signals can exist simultaneously in the long interconnect.
  • Prevents unnecessary loss of data signals which are transmitted from the upstream end through the long interconnect during the latency period after the downstream end transmits a refusal to receive data signal.

Innovators & Portfolio


  • Masayuki Mizuno   

Patent Status



Date Released

 7/29/2005
 

Licensing Contact


Mona Wan, Associate Director
650-498-0902 (Business)
Login to Request Information

[-] Map/Timeline

82-050 SUPREM III (Software)
96-071 Serial Analog-to-Digital Converter Using Successive Comparisons
97-016 Improved Microfabrication of Acoustic Transducers

more technologies »

Related Keywords


semiconductors   semiconductor: testing and analysis   
 

   

  

Also of Interest...
82-050 SUPREM III (Software)
96-071 Serial Analog-to-Digital Converter Using Successive Comparisons
97-016 Improved Microfabrication of Acoustic Transducers

Recently Viewed...
S00-097 Interconnect with repeaters capable of becoming data buffers