Post-Silicon Validation for Complex SoCs with Accelerators

Stanford researchers have designed a systematic technique for post-silicon validation in system-on-chips (SoCs). This novel approach provides rapid speed and high error coverage validation that can precisely match the design specifications of accelerators or customized hardware (i.e. high-definition video accelerators, power management circuitry, etc.). Results demonstrate that this approach improves error detection latencies of bugs by five orders of magnitude and 12-fold fewer undetected errors. Such significant improvements enable quick bug localization and fixing, and overcome major system validation impediments.

Publications

• <u>Hybrid Quick Error Detection (H-QED): Accelerator Validation and Debug using</u> <u>High-Level Synthesis Principles</u>

Patents

- Published Application: <u>WO2016200718</u>
- Published Application: 20180165393
- Issued: <u>10,546,079 (USA)</u>

Innovators

- Keith Campbell
- Hai Lin
- Deming Chen
- Subhasish Mitra

Licensing Contact

Evan Elder

Senior Licensing Associate

<u>Email</u>