Docket #: S08-375
A Filter Circuit with a Jammer Generator
This patented filtering circuit architecture is designed to suppress an FSK (frequency-shift-keying) modulated jammer for energy efficient narrow band wireless communications. Traditionally, analog intermediate frequency filters consume large amounts of current because they require a large dynamic range to maintain a large signal-to-noise ratio. This new architecture reduces power consumption by removing unwanted spectral components to lower the dynamic range of the analog to digital converter. This technology can be used in any wireless integrated circuit, especially for a jammer-to-signal ratio of more than 100.
Stage of Research
The inventors built a 0.32 mm2 experimental circuit that suppressed FSK interferers in adjacent channels by more than 20 dB and dissipated 0.78 mW from a 1-V supply.
Applications
- Multi-channel wireless communications, particularly short-range wireless
Advantages
- Energy efficient - decreased power consumption because of reduced resolution requirements for analog to digital converter
Publications
- Hori, S.; Murmann, B., "Feedforward Interference Cancellation Architecture for Short-Range Wireless Communication," Circuits and Systems II: Express Briefs, IEEE Transactions, vol.58, no.1, pp.16,20, Jan. 2011.
Related Links
Patents
- Published Application: 20100279598
- Published Application: 20120231724
Similar Technologies
-
Rate Allocation for CDMA/OFDM S02-085Rate Allocation for CDMA/OFDM
-
MRI - A Frequency Offset Cartesian Feedback System S09-042MRI - A Frequency Offset Cartesian Feedback System
-
Android Program Analysis Tools S13-249Android Program Analysis Tools