S11-311 Heterostructure 1-Transistor DRAM with Improved Retention Time Engineers in Prof. Krishna Saraswat's laboratory have developed a scalable 1-transistor (1T) dynamic random access memory (DRAM) with a gallium phosphide (GaP) source-drain on silicon. Ashish Pal Aneesh Nainani Krishna Saraswat