S15-195 CMOS-compatible fabrication of uniform, nm-scale insulating thin films for integrated circuits Researchers in Stanford's Nanoscale Prototyping Laboratory have developed a low-temperature process for fabricating etch-resistant, pinhole-free spacer dielectrics a few nanometers thick. Friedrich Prinz John Provine Yongmin Kim Peter Schindler Hyo Jin Kim Stephen Walch