During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing techniques are costly due to ad hoc, manual methods.
Stanford researchers have designed a high-voltage cascode GaN/SiC device combining the advantages of both a GaN and an SiC device (i.e. reduced gate loss/simple gate drive requirements)