During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing techniques are costly due to ad hoc, manual methods.
Stanford researchers have developed a novel method for wafer-scale production of aligned and ultra-high density carbon nanotubes (CNTs) and nanotube grid.